[Xen-users] xenoprof bug ?

To:	xen-users@xxxxxxxxxxxxxxxxxxx
Subject:	[Xen-users] xenoprof bug ?
From:	"Devdutt Patnaik" <xendevid@xxxxxxxxx>
Date:	Tue, 29 Jul 2008 19:20:16 -0400
Delivery-date:	Tue, 29 Jul 2008 16:20:57 -0700
Dkim-signature:	v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=gamma; h=domainkey-signature:received:received:message-id:date:from:to :subject:mime-version:content-type; bh=FN2oeGcNjCJvvTPsLCodgTEHUJ3doRmw6JTircoLDZk=; b=R9SfcYR2wIvYnhA7DejBJAbna9LM/SnJ2HkumYjG1v+3SU5JWSkOCPrnaKyELMwQob rRHJ39HWNaGOZE/VPD4RU47hP8/3br2f6Vt4NMWfxEcteF6dq0pS9Ritxs4mFjBK8hA5 UQkNWxN3dzNO+Fo8Gs19o1tH/tR67FIZO1qFs=
Domainkey-signature:	a=rsa-sha1; c=nofws; d=gmail.com; s=gamma; h=message-id:date:from:to:subject:mime-version:content-type; b=g0b+xE+/kVCLmFfJC4F2MVBXVzOWq5wKsHdO3po5rDuOQvveS0pHCQBONLvU8Ep1G2 mQJ+Rz/b5iK+DTMOFoBZs3WgfLzYxAEcyd5LFQz1KdjzIXuoHjI7wL4Z/2IBaJ6gOODw tnphWYLiMzzhkv4KNPHQUHLXPYvhMxYitBwnw=
Envelope-to:	www-data@xxxxxxxxxxxxxxxxxxx
List-help:	<mailto:xen-users-request@lists.xensource.com?subject=help>
List-id:	Xen user discussion <xen-users.lists.xensource.com>
List-post:	<mailto:xen-users@lists.xensource.com>
List-subscribe:	<http://lists.xensource.com/mailman/listinfo/xen-users>, <mailto:xen-users-request@lists.xensource.com?subject=subscribe>
List-unsubscribe:	<http://lists.xensource.com/mailman/listinfo/xen-users>, <mailto:xen-users-request@lists.xensource.com?subject=unsubscribe>
Sender:	xen-users-bounces@xxxxxxxxxxxxxxxxxxx

Hi,

I ran xenoprof with the event mask LLC_MISSES:10000. This should be L2 cache misses on Core2 arch.

After the run when I run opreport it displays :
Counted L2_RQSTS events (number of L2 cache requests) with a unit mask of 0x41 (multiple flags) count 10000
LLC_MISSES:10000 | .....

My questions was whether the message is incorrect or the event mask is not being set correctly by oprofile.
My guess is that the message is incorrect but I just wanted to confirm. I am using version 0.9.3.

Another query I had was about the data on multicore archs. Does the default data comprise of the sum of cache misses on all cores ?
I have a quad core with a shared L2 cache per core-pair. Please let me know.

Thanks,
Devdutt.

_______________________________________________
Xen-users mailing list
Xen-users@xxxxxxxxxxxxxxxxxxx
http://lists.xensource.com/xen-users